



09/ 823802

gjc

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Patent of:

Gautam DEWAN, et al.

**ATTN: CERTIFICATE OF
CORRECTIONS BRANCH**

Patent Number: 7,292,586 B2

Issued: November 6, 2007

For: MICRO-PROGRAMMABLE PROTOCOL PACKET PARSER AND
ENCAPSULATOR

REQUEST FOR CERTIFICATE OF CORRECTION

Commissioner of Patents
P.O. Box 1450
Alexandria, VA 22313-1450

February 20, 2008

Sir:


The undersigned requests that a Certificate of Correction be issued for the above-identified patent as indicated on the attached Form PTO-1050.

REMARKS

This request is being made in order to correct an error in claim 23 and omitted claims 24-28. It is respectfully submitted that no new matter has been added.

Since this error appears to be a Patent Office printing error, it is respectfully submitted that no fee is required. If, however, any fees are due, please charge Counsel's Deposit Account No. 50-2222.

Respectfully submitted,



Douglas H. Goldhush
Reg. No. 33,125

Customer Number 32294
SQUIRE, SANDERS & DEMPSEY LLP
8000 Towers Crescent Drive, 14th Floor
Tysons Corner, Virginia 22182-2700
Telephone: 703-720-7800
Fax: 703-720-7802
DHG:dlh

**Certificate
of Correction**
FEB 22 2008
RECEIVED-USPTO
Patent Publication

FEB 22 2008

Enclosure: Form PTO 1050 (2)

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO. : 7,292,586 B2

DATED : November 6, 2007

INVENTOR(S) : Gautam DEWAN, et al.

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

On the Last Page of the Patent, claim 23 was listed incorrectly and claims 24-28 were omitted. Claims 23-28 should read:

23. In a router having a system on a chip, the system on a chip used to parse a packet or to encapsulate data to form a packet, a method for programming the system on a chip comprising:

downloading a routine for a new type of protocol to the system on a chip;
storing the downloaded routine in the system on a chip; and
adding a call to the stored routine in a template, the template tying routines together to parse a packet to extract data or to encapsulate data to form a packet.

24. The method of claim 23, wherein the downloading of the routine includes downloading the routine for a routing protocol.

25. The method of claim 23, wherein the downloading of the routine includes downloading the routine from a network or an external device.

26. The method of claim 25, wherein the downloading of the routine from a network includes downloading the routine from an Internet network.

27. The method of claim 23, wherein the adding of the call to the stored routine includes adding a call to the stored routine related to a new protocol.

28. A programmable micro-controller comprising:
an embedded memory means for storing one or more instruction words, each instruction word including a plurality of instruction fields; and
one or more processing means for processing the plurality of instruction fields in parallel for each instruction word, each instruction field related to a specific operation for parsing a packet or encapsulating data to form a packet,
wherein the embedded memory means further includes a template means for providing a routine associated with each protocol header.

MAILING ADDRESS OF SENDER:

Customer No. 32294
SQUIRE, SANDERS & DEMPSEY L.L.P.
8000 Towers Crescent Drive, 14th Floor
Tysons Corner, Virginia 22182-2700

Patent No. 7,292,586 B2

No. of add'l. copies
@ 304 per page

RECEIVED-USPTO
Patent Publication

FEB 22 2008

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO. : 7,292,586 B2

DATED : November 6, 2007

INVENTOR(S) : Gautam DEWAN, et al.

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

On the Last Page of the Patent, claim 23 was listed incorrectly and claims 24-28 were omitted. Claims 23-28 should read:

23. In a router having a system on a chip, the system on a chip used to parse a packet or to encapsulate data to form a packet, a method for programming the system on a chip comprising:

downloading a routine for a new type of protocol to the system on a chip;
storing the downloaded routine in the system on a chip; and
adding a call to the stored routine in a template, the template tying routines together to parse a packet to extract data or to encapsulate data to form a packet.

24. The method of claim 23, wherein the downloading of the routine includes downloading the routine for a routing protocol.

25. The method of claim 23, wherein the downloading of the routine includes downloading the routine from a network or an external device.

26. The method of claim 25, wherein the downloading of the routine from a network includes downloading the routine from an Internet network.

27. The method of claim 23, wherein the adding of the call to the stored routine includes adding a call to the stored routine related to a new protocol.

28. A programmable micro-controller comprising:
an embedded memory means for storing one or more instruction words, each instruction word including a plurality of instruction fields; and
one or more processing means for processing the plurality of instruction fields in parallel for each instruction word, each instruction field related to a specific operation for parsing a packet or encapsulating data to form a packet,
wherein the embedded memory means further includes a template means for providing a routine associated with each protocol header.

MAILING ADDRESS OF SENDER:

Customer No. 32294
SQUIRE, SANDERS & DEMPSEY L.L.P.
8000 Towers Crescent Drive, 14th Floor
Tysons Corner, Virginia 22182-2700

Patent No. 7,292,586 B2

No. of add'l. copies
@ 304 per page

RECEIVED-USPTO
Patent Publication

FEB 22 2008